# Extended AIGER Format for Synthesis $(v0.1)^*$

#### Swen Jacobs

#### swen.jacobs@iaik.tugraz.at

February 26, 2014

#### Abstract

We extend the AIGER format, as used in HWMCC, to a format that is suitable to define synthesis problems. We recap the original format and define one format for posing synthesis problems and one for solutions of synthesis problems in this setting.

### 1 Original Format

The AIGER format was introduced by Biere [1], and is used as the standard format in the hardware model checking competition (HWMCC) [2]. We use version 20071012 of the format. A file in AIGER format (ASCII variant) consists of the following parts:

- 1. Header
- 2. Input definitions
- 3. Latch definitions
- 4. Output definitions
- 5. And-gate definitions
- 6. Symbol table (optional)
- 7. Comments (optional)

#### Header

The header consists of a single line

aag M I L O A

where M gives the maximum variable index, and I, L, O, A the number of inputs, latches, outputs and AND-gates, respectively. In the following, all numbers that represent inputs, latches, outputs or AND-gates need to be not greater than 2M+1.

#### Input definitions

Every input definition takes one line, and consists of a single even number. (Even numbers represent Boolean variables, an odd number n+1 represents the negation of n. Inputs are never directly negated, so they are always represented by even numbers.)

<sup>\*</sup>The format description is work in progress and should be seen as a basis for discussions. Questions, comments, and suggestions for improving the format are very welcome.

### Latch definitions

Every latch definition takes one line, and consists of an even number (defining the variable that represents the latch), followed by a number that defines which variable is used to update the latch in every step. By default, latches are assumed to have initial value 0. With an extension (see Section 5), it is possible to explicitly define the initial value of a given latch.

#### **Output** definitions

Every output definition takes one line, and consists of a single number (representing a possibly negated input, latch, or AND-gate). For our class of (safety) problems, there is exactly one output, and safety conditions are encoded such that the circuit is safe if the output is always 0.

### AND-gate definitions

Every AND-gate definition takes one line, and consists of three numbers. The first is an even number, representing the output of the AND-gate, and is followed by two numbers representing its (possibly negated) inputs.

### Symbol table

The symbol table assigns names to inputs, latches and outputs. It is optional, and need not be complete. Every line defines the name of one input, latch, or output, and starts with i,1,o, respectively, followed by the number of the input, latch, or output in the sequence of definitions (*not* the variable index of the input - so the first input is always defined by a line starting with i0, the first latch with 10). This is followed by an arbitrary string that names the variable.

## 2 Modified AIGER format for synthesis specifications

We propose a simple way to extend the AIGER format for controller synthesis: reserve the special string "controllable\_" in the symbol table, and prepend it to the names of controllable input variables. All other input variables are implicitly controlled by the environment.

In this way, we can turn benchmarks from HWMCC into synthesis benchmarks by defining a subset of the inputs to be controllable. We may even keep an existing symbol table and only modify the names of controllable variables, prepending this string.

## 3 Output of synthesis tools in AIGER format

Starting from an input as defined in Section 2, we define when an AIGER file is a solution of the synthesis problem. We do this in such a way that the solution contains the specification circuit, and can directly be checked by existing model checkers that support the AIGER format.

### 3.1 Syntactical correctness

Up to the exceptions noted below, the output file must contain all lines of the input file, in the same order.

#### Header

The header line must be modified to aag M' I' L' O A' where

- I' = I c (for c controllable inputs in the specification)
- L' = L + l (for l additional latches defined in the controller)

- A' = A + a (for a additional AND-gates defined in the controller)
- M' = I' + L' + A'

The correct value for c can be computed from the symbol table of the input file, while correct values for l and a need to be computed from the output file (the number of lines that define new latches or AND-gates, respectively).

### Inputs

Definitions for uncontrollable inputs remain unchanged. Definitions for controllable inputs are removed, and the corresponding variable indices have to be redefined either as new latches or AND-gates (see below).

### Latches

No definitions of latches may be removed, but additional latches may be defined in the lines following the original latches.

### Outputs

No definitions of outputs may be removed, no additional outputs may be defined.

### AND-gates

No definitions of AND-gates may be removed, but additional AND-gates may be defined in the lines following the original AND-gates.

### **Global restrictions**

All indices of controllable inputs have to be redefined exactly once, as either a new latch or a new AND-gate. New latches and AND-gates may be defined using the remaining (non-controllable) inputs, any latches, or newly defined AND-gates, but *not* original AND-gates.<sup>1</sup>

### Symbol table

The symbol table remains unchanged.

### 3.2 Semantical Correctness

All input files will have the same structure as safety specifications used in HWMCC. In particular, this means that there is only one output, and the system is safe if and only if this output remains 0 for any possible input sequence.

Any output file satisfying the syntactical restrictions above is an AIGER file itself. It is *correct* if for any input sequence (of the uncontrollable inputs), the output always remains 0. We say that it is a *solution* to the synthesis problem if it is successfully model checked by an AIGER-capable model checker within a determined time bound.

# 4 Other Options

We have discussed several other options for the format, but currently decided against them. These are:

<sup>&</sup>lt;sup>1</sup>The reason for disallowing original AND-gates is that we want the controller to work only based on the *state* of the given circuit (represented by values of latches), and the uncontrollable inputs. This makes it easier to check correctness of the controller, as we cannot have combinational loops. Note that original AND-gates can and will be duplicated in the controller, if necessary.

#### Latches cannot directly be used

If we forbid reuse of latches in the synthesized component, the synthesis tool must decide which parts of the original circuit must be rebuilt, and pay the price for it. I.e., this variant allows for an additional metric that distinguishes synthesis tools wrt. to the size of the overall circuit (instead of only the controller).

#### AND-gates can directly be used

Another variant is to allow original AND-gates to be used in definitions of new latches or AND-gates. It allows smaller solutions, but the danger here is that a combinational loop is constructed.

#### Output file only contains new or modified parts

Instead of integrating the new and modified parts into the input file, we may construct an output that only contains these parts, and is automatically combined with the input file to get a checkable AIGER-file. This shifts some of the burden from the synthesis tool to the checker, but does not seem to be a significant difference.

## 5 Possible Extensions

As a preparation to the upcoming AIGER format version 2.0, the current format has been extended with some new features [1], while staying downward compatible to the basic format described above. In the future, we could also allow these extensions in the synthesis format.

### **Reset Logic**

A latch can be initialized by adding another literal to the line that defines it. This literal can be 0 (the default), 1, or the literal of the latch itself, which means it starts uninitialized.

### **Multiple Properties**

To allow using and checking multiple properties for the same model, the header can be extended with additional decimal numbers B C J F, giving the number of *bad state* properties, invariant constraints, justice properties, and fairness constraintes, respectively. The body of the file is then extended with according descriptions of these properties, as defined in the original description of AIGER 1.9 [1].

## References

- [1] Armin Biere. AIGER Format and Toolbox. http://fmv.jku.at/aiger/.
- [2] Armin Biere. Hardware Model Checking Competition. http://fmv.jku.at/hwmcc/.